Exceptional service in the national interest











Portals as a Case Study for Holistic Comprehensive Integrated Software/Hardware Co-Design

Ron Brightwell, Technical Manager Scalable System Software Department





Portals Interconnect Programming Interface

- Developed by Sandia, U. New Mexico, Intel
- Previous generations of Portals deployed on several production massively parallel systems
 - 1993: 1800-node Intel Paragon (SUNMOS)
 - 1997: 10,000-node Intel ASCI Red (Puma/Cougar)
 - 1999: 1800-node Cplant cluster (Linux)
 - 2005: 10,000-node Cray Sandia Red Storm (Catamount)
 - 2009: 18,688-node Cray XT5 ORNL Jaguar (Linux)
- Focused on providing
 - Lightweight "connectionless" model for massively parallel systems
 - Low latency, high bandwidth
 - Independent progress
 - Overlap of computation and communication
 - Scalable buffering semantics
 - Protocol building blocks to support higher-level application protocols and libraries and system services


Basic Assumptions


- A single low-level API is needed
 - Compute node OS doesn't have TCP/IP stack
 - Compute node application should own all network resources
- Applications will use multiple protocols simultaneously
 - Can't focus on just MPI
 - Runtime system, system call forwarding, I/O protocols too
- Need to support communication between unrelated processes
 - Client/server communication between application processes and system services
- Need to support general-purpose interconnect capabilities
 - Can't assume special collective network hardware
- Interconnect hardware limitations can't be fixed in software


What Makes Portals Different?


- One-sided communication with optional matching
- Provides elementary building blocks for supporting higher-level protocols well
- Allows key data structures to be placed where optimal for hardware
 - User-space, kernel-space, or NIC-space
- Allows for zero-copy and OS-bypass implementations
- Scalable buffering of MPI unexpected messages
- Supports multiple upper-level protocols (ULPs) within a process
- Run-time system independent
- Well-defined failure semantics


Portals is Not Primarily a Portability Layer











Design Philosophy – Don't Constrain

- Connectionless
 - Easy to do connections over connectionless
 - Impossible to do vice-versa
- One-sided
 - Easy to do two-sided over one-sided
 - Hard to do vice-versa
- Matching
 - Needed to enable flexible independent progress
 - Otherwise matching and progress must be done above
- Offload
 - Straightforward to onload API designed for offload
 - Hard to do vice-versa (see TOE)
- Progress
 - Must be implicit

Building Blocks Approach

- Define basic objects and operations that can be combined to simultaneously support multiple upper-layer protocols (ULPs)
 - Alternative approach is to define functions
 - Both approaches attempt to meet the semantics of the ULP as well as possible

Pros

- Supports a wider variety of upper-level protocols
- Encapsulates important structures and functions
- Enables specific hardware optimization opportunities

Cons

- More difficult to optimize for a single ULP
- Can create interesting corner cases when combining objects and functions
- Potential performance penalty for composability
- Exposes implementation details

ULPs Supported

- Application services
 - MPI-1, MPI-2, MPI-3 (send/recv, collective, one-sided)
 - MPICH, MPI/Pro, ChaMPIon/Pro, MPICH2, OpenMPI
 - PGAS
 - Cray SHMEM, OpenSHMEM, GASNet, ARMCI
 - MultiProcessor Computing (MPC)
 - CCI
- OS/Runtime services
 - Parallel job launch
 - Yod
 - File system and I/O
 - Fyod, Lustre
 - System calls
 - Remote procedure calls
 - IP
 - Qthreads runtime

Onload Versus Offload

- Why design a custom NIC for offload?
- Just dedicate a core
 - A 3 GHz Xeon will outperform a 500 MHz embedded processor on network protocol processing
 - A custom ASIC is even more expensive
- Cost will go down as core count increases

Cray Core Specialization

- Dedicate "OS" cores to handle MPI progress
 - MPI progress threads run on a dedicated set of cores

Leveraging the Cray Linux Environment Core Specialization Feature to Realize MPI Asynchronous Progress on Cray XE Systems

Howard Pritchard, Duncan Roweth, David Henseler, and Paul Cassella

Abstract—Cray has envarced the Linux operating system with a Core Specialization (Corefiped) (seature that alreas for differentiated use of the compact cores available on Cry XE Compact on Section 10 of the Corefiped (seature that alreas for differentiated use of the compact cores available on Cry XE Compact on Section 10 of the Corefiped (seature that alreas for differentiated use of the compact cores as reserved to 763 and service materials of the core of the Corefiped (seature that alreas for differentiated used to the compact cores as the core of the Corefiped (seature that alreas for differentiated used to the core of the Corefiped (seature that alreas for differentiated used to the core of the Corefiped (seature that alreas for differentiated used to the core of the Corefiped (seature that alreas for differentiated to the core of the Corefiped (seature that alreas for differentiated used to the core of the Corefiped (seature that alreas for differentiated used to the core of the Corefiped (seature that alreas for differentiated used to the Corefiped (seature that alreas for differentiated used to the Corefiped (seature that alreas for differentiated used to the Corefiped (seature that alreas for differentiated used to the Corefiped (seature that alreas for the Corefiped (seature that alreas for the Corefiped alreas for the Corefiped alreas for the Corefiped (seature that alreas for the Corefiped alrea

S3D Time Step Summary

# Application Threads	Progression disabled	Progression enabled
14	4.77	3.93
15	4.68	4.05
16	4.59	4.06


MILC Run Time Summary(secs)

# Run Type	4096	8192
	ranks	ranks
No progression	2165	1168
Progression (phase 1)	2121	1072
Progression (phase 2)	3782	2138
Progression (phase 1)		
no reserved cores	3560	2210
Progression (phase 1)		
reserve core but no	2930	2070
corespec		


Onload Versus Offload Evaluation

- Tests conducted on the Sandia Teller testbed
 - 3.8 GHz AMD Piledriver quad-core processors
- PowerInsight measurement boards
- Onload NIC
 - Qlogic InfiniBand HCAs
- Offload NIC
 - Mellanox InfiniBand HCAs
- Performance results using Netpipe-3.7.1

Offload Streaming Bandwidth Results



Onload Streaming Bandwidth Results



Portals Triggered Operations

- Lightweight events are counters of various network transactions
 - One counter can be attached to multiple different operations or even types of operations
 - Fine grained control of what you count is provided
- Portals operation is "triggered" when a counter reaches a threshold specified in the operations
 - Various types of operations can be triggered
 - Triggered counter update allows chaining of local operations

Motivation

- Collectives are important to a broad array of applications
 - As node counts grow, it becomes hard to keep collective time low
- Offload provides a mechanism to reduce collective time
 - Eliminates portion of Host-to-NIC latency from the critical path
 - Relatively complex collective algorithms are constantly refined and tuned
- Building blocks provide a better approach
 - Allow algorithm research and implementation to occur on the host
 - Provides a simple set of hardware mechanisms to implement
- A general purpose API is needed to express the building blocks


Generality of Triggered Operations

- Numerous collectives have been implemented so far
 - Allreduce
 - Bcast
 - Barrier
- Numerous algorithms have been implemented for multiple collectives
 - Binary tree
 - k-nomial tree
 - Pipelined broadcast
 - Dissemination barrier
 - Recursive doubling

Simulation Methodology

- Utilized SST simulator developed at Sandia
- Modeled processor and NIC as separate state machines
 - Fixed delays between states to model delays and overhead
 - Single state machine for processor, multiple for NIC to model concurrent hardware blocks
- Modeled several combinations of parameters defined by latency and message rate
 - Allocated delay to various units that were modeled

High-Level NIC Architecture



Simulation Settings

(a) simulation parameters


Property	Range	
Msg Latency	500 ns, 1000 ns, 1500 ns	
Msg Rate	5 Mmsgs/s, 10 Mmsgs/s	
Overhead	$\frac{1}{M sgRate}$	
NIC Msg Rate	62.5 Mmsgs/s	
Rtr Latency	50 ns	
Setup Time	200 ns	
Cache Line	64 Bytes	
Miss Latency	100 ns	
Noise	250 ns @ 100KHz, 25 μs @ 1KHz, 2.5 ms @ 10Hz	

(b) simulation configurations

	500 ns	1000 ns	1500 ns
5 Mmsgs/s		X	X
10 Mmsgs/s	X	X	

Allreduce

500ns, 10 Mmsgs/s




Noise Simulations

- Three noise profiles were simulated (2.5% noise for each)
 - 250 ns @ 100KHz
 - 25 μs @ 1KHz
 - 2.5 ms @ 10Hz
- Noise events were randomly distributed
 - Stopped all host processing during a noise event
 - NIC processing continued
- Timed individual collective operations (first entry to last exit)

Allreduce With Noise

25 us @ 1 KHz



Noise Simulation Results

- Recursive doubling has poor noise tolerance
- Offload gives significant improvement in noise tolerance
 - Partly from reduced time
 - Partly from reduced host participation
 - Synchronizing operation still cannot complete until everyone contributes a value
- Interesting shape of curves in middle noise case
 - Host based latency continues to grow with node count
 - NIC based latency plateaus


Interesting Things We Learned

- Time to initiate a transaction from the host to the NIC makes things difficult
 - Even with a high NIC rate, can be rate limited by the host
 - Limitation of using host to initiate all operations instead of offloading algorithm
 - If transactions are posted in correct order, limitation is effectively mitigated
- Proper message scheduling is important
 - Time between message initiations on the host (gap) matches network hop latency: send the far away ones first!
- k-nomial trees are better, but the work at the root limits the maximum value of k
- You can have speed or reproducibility, but...

Triggered Collectives Summary

- Triggered operations provide a general set of building blocks
 - Supports a variety of collective operations
 - Supports a variety of algorithms
 - Has usage beyond just collectives offload
- Collective offload has limited performance upside versus idealized host implementation
 - 2x performance improvement due to improved latency and improved message rate
 - Performance could be improved somewhat by having host "push" data
- Noise sensitivity substantially reduced when operations are offloaded

AMD Using Portals 4 for Co-Design



Summary

- Portals 4 provides building blocks that support many ULPs
- Encapsulates required semantics in a single API
- Design decisions based on least constraints
- Reference implementation available
 - Trying to figure out how to not be just another layer of software
 - Reference implementation performance should always be bad
- Triggered operations can implement
 - Non-blocking collective operations
 - Efficient rendezvous protocol for long messages
 - Recovery-based flow control for MPI
- Simple cores may not support network onload very well

Acknowledgments

- Sandia
 - Ryan Grant
 - Scott Hemmert
 - Kevin Pedretti
 - Mike Levenhagen
- Intel
 - Keith Underwood
 - Jerrie Coffman
 - Roy Larsen
- Amazon
 - Brian Barrett
- Micron
 - Kyle Wheeler

http://www.cs.sandia.gov/Portals

