

TORSTEN HOEFLER

Remote Memory Access Programming Models, Runtime Systems and Compilers



TORSTEN HOEFLER

Fast Runtime Systems, Remote Memory Access Programming Models, and Compilers



Motivation & Goals

- **My dream: provably optimal performance**
 - From problem to machine code
 - How to get there?

- **Model-based Performance Engineering!**
 1. Design a system model
 2. Define your problem
 3. Find (close-to) optimal solution in model
 4. Implement, test, refine if necessary

- **Will demonstrate techniques & insights**
 - And obstacles 😊



Example: Message Passing, Log(G)P

A new parallel machine model reflects the critical technology trends underlying parallel computers




LogP

A PRACTICAL MODEL of PARALLEL COMPUTATION


OUR GOAL IS TO DEVELOP A MODEL OF PARALLEL COMPUTATION THAT WILL serve as a basis for the design and analysis of fast, portable parallel algorithms, such as algorithms that can be implemented effectively on a wide variety of current and future parallel machines. If we look at the body of parallel algorithms developed under current parallel models, many are impractical because they exploit artificial factors not present in any rea-

PRAM consists of a collection of processors which compute synchronously in parallel and communicate with a global random access


David E. Culler, Richard M. Karp, David Patterson, Abhijit Sahay, Eunice E. Santos, Klaus Erik Schauer, Ramesh Subramonian, and Thorsten von Eicken




Hardware Reality



Interlagos, 8/16 cores, source: AMD




POWER 7, 8 cores, source: IBM




Xeon Phi, 64 cores, source: Intel


Hardware Reality




Interlagos, 8/16 cores, source: AMD



POWER 7, 8 cores, source: IBM




Xeon Phi, 64 cores, source: Intel



Kepler GPU, source: NVIDIA




InfiniBand, sources: Intel, Mellanox




BG/Q, Cray Aries, sources: IBM, Cray

Hardware Reality



Interlagos, 8/16 cores, source: AMD




POWER 7, 8 cores, source: IBM



Xeon Phi, 64 cores, source: Intel

Cache Coherent




Kepler GPU, source: NVIDIA

Not Cache Coherent




InfiniBand, sources: Intel, Mellanox




BG/Q, Cray Aries, sources: IBM, Cray


Topic: Cache-Coherent Communication






Source: Wikipedia



Xeon Phi (Rough) Architecture







Invalid read $R_I = 278$ ns
Local read: $R_L = 8.6$ ns
Remote read $R_R = 235$ ns

Designing Optimal Algorithms

Broadcast example:

Bcast cost

$$\begin{aligned} \mathcal{T}_{tree} &= \sum_{i=1}^d \mathcal{T}_C(k_i) = \sum_{i=1}^d (c \cdot k_i + b) \\ &= \sum_{i=1}^d (R_R + R_L + c \cdot (k_i - 1)) \end{aligned}$$

Number of levels


$$\mathcal{T}_{sbcast} = \min_{d, k_i} \left(\mathcal{T}_{fw} + \sum_{i=1}^d (c \cdot k_i + b) + \sum_{i=1}^d \mathcal{T}_{nb}(k_i + 1) \right)$$

$$N \leq 1 + \sum_{i=1}^d \prod_{j=1}^i k_j, \quad \forall i < j, k_i \leq k_j$$


Reached threads

$$n_{th} \leq 1 + \sum_{i=1}^d \prod_{j=1}^i k_j$$


Small Broadcast (8 Bytes)



Barrier




Small Reduction



Lessons learned

- **Rigorous modeling has large potential**
 - Coming with great cost (working on tool support [1])
- **Understanding cache-coherent communication performance is incredibly complex (but fun)!**
 - Many states, min-max modeling, NUMA, ...
 - Have models for Sandy Bridge now (QPI, even worse!)
- **Cache coherence really gets in our way here ☹**
- **Obvious question: why do we need cache coherence?**
 - Answer: well, we don't! If we program right!
 - One option: Remote Memory Access (RMA) programming [2]



"I THINK YOU SHOULD BE MORE EXPLICIT HERE IN STEP TWO."

[1]: Calotoiu et al.: Using Automated Performance Modeling to Find Scalability Bugs in Complex Codes, SC13

[2]: Gerstenberger et al.: Enabling Highly-Scalable Remote Memory Access Programming with MPI-3 One Sided, SC13, Best Paper

MPI-3.0 RMA

- MPI-3.0 supports RMA (“MPI One Sided”)
 - Designed to react to hardware trends
 - Majority of HPC networks support RDMA




MPI-3.0 RMA

- MPI-3.0 supports RMA (“MPI One Sided”)
 - Designed to react to hardware trends
 - Majority of HPC networks support RDMA



MPI-3.0 RMA



- MPI-3.0 supports RMA (“MPI One Sided”)
 - Designed to react to hardware trends
 - Majority of HPC networks support RDMA




MPI-3.0 RMA




- MPI-3.0 supports RMA (“MPI One Sided”)
 - Designed to react to hardware trends
 - Majority of HPC networks support RDMA
- Communication is „one sided” (no involvement of destination)
- RMA decouples communication & synchronization
 - Different from message passing




PRESENTATION OVERVIEW




1. Overview of three MPI-3 RMA concepts



2. MPI window creation



3. Communication




4. Synchronization

PERFORMANCE


- Evaluation on BlueWaters Supercomputer
 - 22,640 computing Cray XE6 nodes
 - 724,480 schedulable cores
- All microbenchmarks
- 4 applications
- One exceptionally big test (nearly full system scale ☺)

5. Application evaluation


MPI-3 RMA COMMUNICATION OVERVIEW




MPI-3 RMA COMMUNICATION OVERVIEW




MPI-3 RMA COMMUNICATION OVERVIEW




MPI-3 RMA COMMUNICATION OVERVIEW




MPI-3 RMA COMMUNICATION OVERVIEW




MPI-3.0 RMA SYNCHRONIZATION OVERVIEW



MPI-3.0 RMA SYNCHRONIZATION OVERVIEW




MPI-3.0 RMA SYNCHRONIZATION OVERVIEW




MPI-3.0 RMA SYNCHRONIZATION OVERVIEW

Active Target Mode



Fence



Post/Start/
Complete/Wait


● Active process

● Passive process


■ Synchroni-
zation

← Communi-
cation

Passive Target Mode




Lock




Lock All

MPI-3.0 RMA SYNCHRONIZATION OVERVIEW




SCALABLE PROTOCOLS & REFERENCE IMPLEMENTATION


- Scalable & generic protocols
 - Can be used on any RDMA network (e.g., OFED/IB)
 - Window creation, communication and synchronization



Window creation



Communication



Synchronization

SCALABLE PROTOCOLS & REFERENCE IMPLEMENTATION

- Scalable & generic protocols
 - Can be used on any RDMA network (e.g., OFED/IB)
 - Window creation, communication and synchronization
- foMPI, a fully functional MPI-3 RMA implementation
 - DMAPP: lowest-level networking API for Cray Gemini/Aries systems
 - XPMEM, a portable Linux kernel module

Scalable Parallel Computing Lab

Home
People
Jobs
Thesis Topics
Publications
Research
Parallel Programming
CoMPIer
IB Collectives
MPI Datatypes
MPI Topologies
foMPI
oDAG
Performance
Scalable Networking
Teaching
Contact

foMPI: A Fast One-Sided MPI-3.0 Implementation


Motivation
Network interfaces evolve rapidly to implement a growing set of features directly in hardware. A key feature of today's high-performance networks is remote direct memory access (RDMA). RDMA enables a process to directly access memory on remote processes without involvement of the operating system or activities at the remote side. This hardware support enables a powerful programming mode similar to shared memory programming. Directly programming RDMA hardware allows benefits in the following three dimensions:
1. time by avoiding message matching and synchronization overheads
2. energy by reducing data-movement, e.g. it avoids additional copies of eager messages
3. space by removing the need for receiver buffering
The MPI Forum set out to define a portable library interface to RMA programming. This new interface in [MPI-3.2](#) extends MPI-2.2's One Sided chapter to support the newest generation of RDMA hardware.

Implementation
We introduce our implementation foMPI (fast one-sided MPI) in this talk. foMPI is a portable...

Tweets



Torsten Hoeller 3 Nov @thoeller
Interested in modern MPC programming? Check out our Advanced MPI tutorial @spclcomputing1: <http://spcl.inf.ethz.ch/blog/index.php/mpi-2.2-mpi-3-and-more/>
RT Retweeted by SPCL/ETH Expand

SPCL/ETH @spcl_eth 27 Oct
Congratulations to Bogdan to his new work on pattern-specific routing on fat trees [http://arxiv.org/abs/1411.0001](#)




SCALABLE PROTOCOLS & REFERENCE IMPLEMENTATION

- Scalable & generic protocols
 - Can be used on any RDMA network (e.g., OFED/IB)
 - Window creation, communication and synchronization
- foMPI, a fully functional MPI-3 RMA implementation
 - DMAPP: lowest-level networking API for Cray Gemini/Aries systems
 - XPMEM, a portable Linux kernel module



SCALABLE PROTOCOLS & REFERENCE IMPLEMENTATION

- Scalable & generic protocols
 - Can be used on any RDMA network (e.g., OFED/IB)
 - Window creation, communication and synchronization
- foMPI, a fully functional MPI-3 RMA implementation
 - DMAPP: lowest-level networking API for Cray Gemini/Aries systems
 - XPMEM: a portable Linux kernel module



Scalable Parallel Computing Lab

foMPI: A Fast One-Sided MPI-3.0 Implementation

Motivation

Network interfaces evolve rapidly to implement a growing set of features directly in hardware. A key feature of today's high-performance networks is remote direct memory access (RDMA). RDMA enables a process to directly access memory on remote processes without involvement of the operating system or activities at the remote side. This hardware support enables a powerful programming mode similar to shared memory programming. Directly programming RDMA hardware allows benefits in the following three dimensions:

1. time by avoiding message matching and synchronization overheads
2. energy by reducing data-movement, e.g. it avoids additional copies of eager messages
3. space by removing the need for receiver buffering

The MPI Forum set out to define a portable library interface to RMA programming. This new interface in [MPI-3.0](#) extends MPI-2.2's One Sided chapter to support the newest generation of RDMA hardware.


Implementation

We introduce our implementation foMPI (fast one-sided MPI) in this national MPI-3.0 RMA

Tweets




Torsten Hoeller 3 Nov @thoeller
 interested in modern MPC programming? Check out our Advanced MPI tutorial @spclcomputing1: <http://spcl.inf.ethz.ch/bio/index.php> MPI-2, MPI-3 and more!
 Retweeted by SPCL@ETH Expand

SPCL@ETH 27 Oct @spcl_eth
 Congratulations to Bogdan to his new work on pattern-specific routing on fat trees [http://arxiv.org/abs/1411.0001](#)




COMMUNICATION

- Put and Get:
 - Direct DMAPP put and get operations or local (blocking) memcpy (XPMEM)
- Accumulate:
 - DMAPP atomic operations for 64Bit types
 - ...or fall back to remote locking protocol
- MPI datatype handling with MPITypes library [1]
 - Fast path for contiguous data transfers of common intrinsic datatypes (e.g., MPI_DOUBLE)






PERFORMANCE INTER-NODE: LATENCY

Put Inter-Node






Get Inter-Node





PERFORMANCE INTRA-NODE: LATENCY

Put/Get Intra-Node




PERFORMANCE: OVERLAP




Useful for, e.g., scientific codes:

AWM-Olsen seismic



3D FFT




MILC



$$\frac{1}{\sqrt{2}} |\text{cat}\rangle + \frac{1}{\sqrt{2}} |\text{dog}\rangle$$





PERFORMANCE: MESSAGE RATE




Inter-Node



Intra-Node



PERFORMANCE: ATOMICS




hardware-accelerated protocol:
lower latency

fall-back protocol:
higher bandwidth


proprietary

PART 3: SYNCHRONIZATION

Active Target Mode



Fence



Post/Start/
Complete/Wait


● Active process

● Passive process


■ Synchroni-
zation

← Communi-
cation

Passive Target Mode




Lock



Lock All

SCALABLE FENCE PERFORMANCE



**90%
faster**


Time bound

$\mathcal{O}(\log p)$


Memory bound

$\mathcal{O}(1)$

PSCW SYNCHRONIZATION



PSCW SYNCHRONIZATION



PSCW PERFORMANCE



Time bound

$$\mathcal{P}_{start} = \mathcal{P}_{wait} = \mathcal{O}(1)$$

$$\mathcal{P}_{post} = \mathcal{P}_{complete} = \mathcal{O}(\log p)$$

Memory bound


$\mathcal{O}(\log p)$ (for scalable programs)



FLUSH SYNCHRONIZATION

Time bound	$O(1)$
Memory bound	$O(1)$


- Guarantees remote completion
- Issues a remote bulk synchronization and an x86 mfence
- One of the most performance critical functions, we add only 78 x86 CPU instructions to the critical path



FLUSH SYNCHRONIZATION

Time bound	$O(1)$
Memory bound	$O(1)$

- Guarantees remote completion
- Issues a remote bulk synchronization and an x86 mfence
- One of the most performance critical functions, we add only 78 x86 CPU instructions to the critical path




PERFORMANCE



- Evaluation on Blue Waters System
 - 22,640 computing Cray XE6 nodes
 - 724,480 schedulable cores
- All microbenchmarks
- 4 applications
- One nearly full-scale run 😊

PERFORMANCE: MOTIF APPLICATIONS

Key/Value Store: Random Inserts per Second




Dynamic Sparse Data Exchange (DSDE) with 6 neighbors



PERFORMANCE: APPLICATIONS


Annotations represent performance gain of foMPI over Cray MPI-1.

NAS 3D FFT [1] Performance



scale
to 65k procs

MILC [2] Application Execution Time




scale
to 512k procs

[1] Nishtala et al. Scaling communication-intensive applications on BlueGene/P using one-sided communication and overlap. IPDPS'09

[2] Shan et al. Accelerating applications at scale using one-sided communication. PGAS'12


CONCLUSIONS & SUMMARY

CONCLUSIONS & SUMMARY




1. MPI window creation routines

CONCLUSIONS & SUMMARY



1. MPI window creation routines



2. Non-atomic & atomic communication

CONCLUSIONS & SUMMARY

PSCW Scalable Post/Start Matching

- In general, there can be n *posting* and m *starting* processes
- In this example there is one *posting* and 4 *starting* processes

Starting processes
(access remote window)

3. Fence / PSCW


PART 1: SCALABLE WINDOW CREATION
Traditional windows

p = total number of processes

backwards compatible (MPI-2)

Time bound: $O(\log p)$
Memory bound: $O(p)$

1. MPI window creation routines



2. Non-atomic & atomic communication

CONCLUSIONS & SUMMARY

PSCW Scalable Post/Start Matching

- In general, there can be n *posting* and m *starting* processes
- In this example there is one *posting* and 4 *starting* processes

Starting processes (access remote window)

3. Fence / PSCW

PART 1: SCALABLE WINDOW CREATION
Traditional windows

p = total number of processes

1. MPI window
rou

MPI-3 RMA COMMUNICATION OVERVIEW

& atomic
cation

EXCLUSIVE LOCAL LOCK: TWO PHASES

- PHASE 1: increment the global exclusive counter (Invariant 1: no global shared lock held concurrently)

4. Locks

CONCLUSIONS & SUMMARY

PSCW Scalable Post/Start Matching

- In general, there can be n *posting* and m *starting* processes
- In this example there is one *posting* and 4 *starting* processes

PART 1: SCALABLE WINDOW CREATION

Traditional windows

MPI-3 RMA COMMUNICATION OVERVIEW



EXCLUSIVE LOCAL LOCK: TWO PHASES

PHASE 1: increment the global exclusive counter (no global shared lock held concurrently)

Proc 2 wants to lock exclusively Proc 1

& atomic
cation

3. PERFORMANCE: OVERLAP



Useful for, e.g., scientific codes:

- AWM-Olsen seismic
- MILC
- 3D FFT

$$\frac{1}{\sqrt{2}} \left(\begin{matrix} 1 \\ 1 \end{matrix} \right) + \frac{1}{\sqrt{2}} \left(\begin{matrix} 1 \\ -1 \end{matrix} \right)$$

4. Locks

5. foMPI reference implementation

CONCLUSIONS & SUMMARY



PSCW Scalable Post/Start Matching

- In general, there can be n posting and m starting processes
- In this example there is one posting and 4 starting processes

ETH zürich spcl.inf.ethz.ch
@spcl_eth

PERFORMANCE: APPLICATIONS

Annotations represent performance gain of foMPI over Cray MPI-1.




scale to 65k procs

scale to 512k procs

[1] Nishtala et al. Scaling communication-intensive applications on BlueGene/P using one-sided communication and overlap. IPDPS'09
[2] Shan et al. Accelerating applications at scale using one-sided communication. PGAS'12

6. Application implementation & evaluation

3. PERFORMANCE: O



5. foMPI reference implementation

$$\frac{1}{\sqrt{2}} \left(\frac{1}{\sqrt{2}} + \frac{1}{\sqrt{2}} \right)$$

CONCLUSIONS & SUMMARY

ETH zürich spcl.inf.ethz.ch @spcl_eth

PERFORMANCE MODELLING

Performance functions for synchronization protocols

Fence	$\mathcal{P}_{fence} = 2.9\mu s \cdot \log_2(p)$
PSCW	$\mathcal{P}_{start} = 0.7\mu s, \mathcal{P}_{wait} = 1.8\mu s$ $\mathcal{P}_{post} = \mathcal{P}_{complete} = 350ns \cdot k$
Locks	$\mathcal{P}_{lock,excl} = 5.4\mu s$ $\mathcal{P}_{lock,shrd} = \mathcal{P}_{lock,all} = 2.7\mu s$ $\mathcal{P}_{unlock} = \mathcal{P}_{unlock,all} = 0.4\mu s$ $\mathcal{P}_{flush} = 76ns$ $\mathcal{P}_{sync} = 17ns$


Performance functions for communication protocols

Put/get	$\mathcal{P}_{put} = 0.16ns \cdot s + 1\mu s$ $\mathcal{P}_{get} = 0.17ns \cdot s + 1.9\mu s$
Atomics	$\mathcal{P}_{acc,sum} = 28ns \cdot s + 2.4\mu s$ $\mathcal{P}_{acc,min} = 0.8ns \cdot s + 7.3\mu s$


ETH zürich

PSCW Scalable Po

- In general, there ca starting processes
- In this example the 4 starting process



3. PE







scale / to 65k procs

scale to 512k procs

5. foMPI reference implementation

6. Application implementation & evaluation



Thank you for your attention

